FIG. 1

BLOCK DIAGRAM SHOWING CONSTRUCTION OF FIRST EMBODIMENT




FIG. 2






DIAGRAM SHOWING DELAY CIRCUIT IN SECOND EMBODIMENT



EXPLANATORY VIEW OF RECORDING FORMAT CCIR Rec 601

4:2:2:1/F (IN CONFORMITY WITH CCIR Rec 601/SMPTE 125M)




EXPLANATORY VIEW OF RECORDING FORMAT CCIR Rec 601

CONTENTS OF EAV, SAV


	MSB	6	5	4	3	2	1	LSB) F 0	V 0	Н 0	P3 0	P2 0	P1 0
FIRST WORD	1	1	1	1	1	1	1	1	0	0 1	1 0	1	1 0	0
SECOND WORD	0	0	0	0	0	0	0	0	0	1	1	0	1	1
THIRD WORD	0	0	0	0	0	0	0	0	1	0 1	1	1	0 1	1
FOURTH WORD	1	F	٧	Н	Р3	P2	P1	P0	1	1	1	0	0	0

00h AND ffh ARE NOT USED IN VIDEO DATA
10h (PEDESTAL LEVEL) IS USED IN OTHER POSITIONS THAN SAV AND EAV (BLANKING)
80h IS USED IN POSITIONS OF Cb AND Cr
SAV AND EAV EXIST IN ALL LINES (ALSO IN V BLANKING)
PARITY IS ALWAYS ADDED ON TRANSMITTING SIDE, AND USED ARBITRARILY ON RECEIVING SIDE


SCHEMATIC DIAGRAM SHOWING NOISE OCCURRENCE POSITION IN CONVENTIONAL ART







BLOCK DIAGRAM SHOWING CONSTRUCTION OF CIRCUIT TO GENERATE SYNCHRONIZING SIGNALS AND CONTROL SIGNALS



BLOCK DIAGRAM SHOWING ARRANGEMENT OF PROCESSING FINAL STAGE AND PARALLEL BUS DRIVE CIRCUIT IN VTR SIGNAL PROCESSOR

VTR SIGNAL PROCESSOR (PARTIAL)

